

SERVICE MANUAL

CD MECHANISM

BASIC CD MECHANISM: 3ZG-2 E1

TYPE	
YSDFNSHCM	
VOS1NDSM	
YVOS1NDM	
YSDNSHM	
SDFNSHM	



TABLE OF CONTENTS

PROTECTION OF EYES FROM LASER BEAM DURING SERVICING	3
Precaution to replace Optical block	3
DISASSEMBLY INSTRUCTIONS	4-6
ELECTRICAL MAIN PARTS LIST	7-9
TRANSISTOR ILLUSTRATION	10
BLOCK DIAGRAM-1 (YSDFNSHCM, YSDNSHM, SDFNSHM)	11, 12
BLOCK DIAGRAM-2 (VOS1NDSM, YVOS1NDM)	13, 14
WIRING-1 (YSDFNSHCM, YSDNSHM, SDFNSHM)	15, 16
SCHEMATIC DIAGRAM-1 (YSDFNSHCM, YSDNSHM, SDFNSHM)	17, 18
WIRING-2 (VOS1NDSM, YVOS1NDM)	19-22
SCHEMATIC DIAGRAM-2 (VOS1NDSM, YVOS1NDM 1/2)	23, 24
SCHEMATIC DIAGRAM-3 (VOS1NDSM, YVOS1NDM 2/2)	25, 26
WIRING-3	27
WAVE FORM	28-31
IC DESCRIPTION	32-48
IC BLOCK DIAGRAM	49-51
TEST MODE	52, 53
MECHANICAL EXPLODED VIEW 1/1	54
MECHANICAL PARTS LIST 1/1	55
CD MECHANISM EXPLODED VIEW 1/1	56
CD MECHANISM PARTS LIST 1/1	56
DEEEDENCE NAME LIST	57

PROTECTION OF EYES FROM LASER BEAM DURING SERVICING

This set employs laser. Therefore, be sure to follow carefully the instructions below when servicing.

WARNING!

WHEN SERVICING, DO NOT APPROACH THE LASER EXIT WITH THE EYE TOO CLOSELY. IN CASE IT IS NECESSARY TO CONFIRM LASER BEAM EMISSION. BE SURE TO OBSERVE FROM A DISTANCE OF MORE THAN 30cm FROM THE SURFACE OF THE OBJECTIVE LENS ON THE OPTICAL PICK-UP BLOCK.



- Caution: Invisible laser radiation when open and interlocks defeated avoid exposure to beam.
- Advarsel: Usynling laserståling ved åbning, når sikkerhedsafbrydere er ude af funktion. Undgå udsættelse for stråling.

VAROITUS!

Laiteen Käyttäminen muulla kuin tässä käyttöohjeessa mainitulla tavalla saattaa altistaa käyt-täjän turvallisuusluokan 1 ylittävälle näkymättömälle lasersäteilylle.

VARNING!

Om apparaten används på annat sätt än vad som specificeras i denna bruksanvising, kan användaren utsättas för osynling laserstrålning, som överskrider gränsen för laserklass 1.

CAUTION

Use of controls or adjustments or performance of procedures other than those specified herein may result in hazardous radiation exposure.

ATTENTION

L'utilisation de commandes, réglages ou procédures autres que ceux spécifiés peut entraîner une dangereuse exposition aux radiations.

ADVARSEL!

Usynlig laserståling ved åbning, når sikkerhedsafbrydereer ude af funktion. Undgå udsættelse for stråling.

This Compact Disc player is classified as a CLASS 1 LASER product.

The CLASS 1 LASER PRODUCT label is located on the rear exterior.


CLASS 1 LASER PRODUCT
KLASSE 1 LASER PRODUKT
LUOKAN 1 LASER LAITE
KLASS 1 LASER APPARAT

Precaution to replace Optical block (KSS-213B)

Body or clothes electrostatic potential could ruin laser diode in the optical block. Be sure ground body and workbench, and use care the clothes do not touch the diode.

 After the connection, remove solder shown in the right figure.


PICK-UP Assy P.C.B



DISASSEMBLY INSTRUCTIONS


1. How to replace PICK UP.


- Open the TRAY.
 Push the stopper to arrow direction and release half of the SHAFT SLED.
- 2) Turn GEAR MAIN CAM to the counterclockwise (arrow "a") direction, and lift up CD mechanism. (Fig-1)
- 3) Remove SHAFT SLED.
- 4) CD mechanism in down position, replace PICK UP.
- Lift up CD mechanism (Fig-1), and Reassemble the SHAFT SLED.



2. How to remove the 5CD CHANGER BLOCK (Fig-2)

- 1) Remove the two FFC of the CD circuit board, and remove the five SCREWS.
- 2) Lift 5 CD CHANGER BLOCK from behind, and remove it. (5CD CHANGER BLOCK can be removed even if PANEL TRAY is not removed.)







3. The disassemble and reassemble the TRAY

3-1. Disassembling procedure.

- Push the PLATE GEAR'S Boss at the bottom part of CHAS MECHA strongly to the outside (arrow "b" direction). (Fig-3)
 - (Confirm that TRAY appears a little in the front.)
- 2) Draw TRAY to the open position.
- 3) Remove FFC, and push the two LEVERS at both side of the CHAS MECH to remove TRAY. (Fig-4)









Fig-4


3-2. Reassembling procedure.

- Confirm that LEVER TRAY is at the most right position and check for the CD Mechanism to be in the down position. (Fig-5)
- 2) Push in the TRAY along the rail of the CHAS MECHA.
- 3) After TRAY is half closed and FFC is put in, it can enter by force until the end of TRAY closed. (Fig-6)



4. How to reassemble the TURN TABLE. (Fig-7)

- Push LEVER TT in the direction of "C", and put in the TURN TABLE 5CD. (Fig-7)
 After reassembly, one of the TURN TABLE DISC TRAY (can be either one of the five disc trays) must be aligned with TURN TABLE 5CD. (Fig-8)
 That is, having no gap difference between the TURN TABLE 5CD and the TRAY 5CD.
- * When reassembling the TURN TABLE 5CD, it is acceptable facing any CD number (1-5).



ELECTRICAL MAIN PARTS LIST

DESCRIPTIONで判断できない物は "REFERENCE NAME LIST" を参照してください。 If can't understand for Description please kindly refer to "REFERENCE NAME LIST".

REF. NO		ANRI DESCRIPTION NO.	REF. NO	PART NO.	KANRI DESCRIPTION NO.
IC			C101	87-010-263-04	
	87-A20-547-010	C-IC,CXA1992AR <except ysdfnshcm=""></except>	C102 C103	87-010-178-08 87-010-550-04	
	87-A20-919-040	C-IC, BA5915FP <yvos1ndm, vos1ndsm=""></yvos1ndm,>	C103	87-010-330-04	
	87-A20-917-010	C-IC,CXD2540Q-1/2	C105	87-010-198-08	•
	87-A20-546-010	<pre><yvos1ndm, vos1ndsm=""> C-IC,CXD2589Q<sdfnshm,ysdnshm></sdfnshm,ysdnshm></yvos1ndm,></pre>	C106	87-016-081-08	0 C-CAP,S 0.1-16 RK
	87-A20-592-040	C-IC,M51943 AML <except ysdfnshcm=""></except>	C107	87-016-081-08	0 C-CAP,S 0.1-16 RK
	05 -00 600 040		C108	87-016-081-08	
	87-A20-602-040 87-A20-925-040	C-IC, M5291FP <yvos1ndm, vos1ndsm=""> C-IC, BA05FP<yvos1ndm, vos1ndsm=""></yvos1ndm,></yvos1ndm,>	C109 C110	87-010-497-04 87-016-081-08	
	87-A20-905-040 87-070-305-010	C-IC,BA033FP <yvos1ndm,vos1ndsm> IC,BA6897S<sdfnshm,ysdnshm></sdfnshm,ysdnshm></yvos1ndm,vos1ndsm>	C111	87-010-197-08	O CAP, CHIP 0.01 DM
	87-001-982-010	IC, TA7291S <except ysdfnshcm=""></except>	C112	87-010-402-04	
			C113	87-010-382-04	
	87-A20-918-040	C-IC,SM5878AM <yvos1ndm,vos1ndsm></yvos1ndm,vos1ndsm>	C114 C115	87-010-213-08	
	87-A20-653-010 87-017-825-010	C-IC,RL5C293 <yvos1ndm,vos1ndsm> IC,GP1F32T<yvos1ndm,vos1ndsm></yvos1ndm,vos1ndsm></yvos1ndm,vos1ndsm>	C115	87-010-263-04	O CAP,E 100-10
	86-ZG1-658-010	C-IC,CXP84548-112Q	C116	87-010-197-08	O CAP, CHIP 0.01 DM
		<yvos1ndm, vos1ndsm=""></yvos1ndm,>	C117	87-010-369-08	
	87-A20-895-010	C-IC,CXD1856R <yvos1ndm,vos1ndsm></yvos1ndm,vos1ndsm>	C118	87-010-197-08 87-010-369-08	•
	87-A20-921-040	C-IC,SN74LVU04APW	C119 C120	87-010-369-08	•
	07 1120 721 010	<pre>< TO,DIV 12 VOS INT W</pre>	0120	0. 010 15. 00	0 0111 0101 211
	87-A20-249-040	C-IC,BU2874FV <yvos1ndm,vos1ndsm></yvos1ndm,vos1ndsm>	C121	87-010-494-04	
	87-A20-962-040	C-IC,MSM54V16258B/BSL	C122	87-010-154-08	
	87-A20-957-040	<pre><yvos1ndm,vos1ndsm> C-IC,SN74LV245APW</yvos1ndm,vos1ndsm></pre>	C123 C124	87-010-154-08 87-010-154-08	
	07 1120 937 010	<pre>< TO,SN, HEVEISH W</pre>	C125	87-010-596-08	
	86-ZG1-655-040	C-IC,MSM531031B-72GS-KR1			
		<yvos1ndm, vos1ndsm=""></yvos1ndm,>	C126	87-010-596-08	
	87-A21-099-040	C-IC,HD74HC393FP	C127 C128	87-012-140-08 87-010-596-08	
	07 AZI 055 010	<pre>< Te, MB / Messsil</pre>	C129	87-010-198-08	
			C130	87-016-081-08	0 C-CAP,S 0.1-16 RK
TRANSISTO)R		C131	87-010-550-04	O CAP,E 100-6.3 GAS
			C132	87-010-550-04	
	89-406-555-080 89-111-625-080	TR,2SD655 (0.5W) <sdfnshm,ysdnshm> TR,2SA1162 (0.15W)</sdfnshm,ysdnshm>	C133 C150	87-012-158-08	
		<yvos1ndm, vos1ndsm=""></yvos1ndm,>	C202	87-010-145-08 87-010-596-08	
	87-026-463-080	TR,2SA933S (0.3W) <sdfnshm,ysdnshm></sdfnshm,ysdnshm>	C203	87-010-188-08	O CAP, CHIP 6800P
	87-026-237-080	CHIP-TR,DTC124XK	C204	87-012-156-08	
	07 320 117 010	<yvos1ndm, vos1ndsm=""></yvos1ndm,>	C205	87-018-134-08	
	87-A30-117-010	TR, 2SA1357 <yvos1ndm, vos1ndsm=""></yvos1ndm,>	C206 C207	87-010-400-04 87-010-197-08	
	87-026-231-080	CHIP-TRANSISTER, DTA124XK <yvos1ndm, vos1ndsm=""></yvos1ndm,>	C208	87-010-318-08	
	89-421-722-380	TR, 2SD2172V/W <except ysdfnshcm=""></except>	C209	87-012-154-08	
	89-320-011-080	TR,2SC2001 (15W)	C210	87-012-154-08	0 C-CAP,S 150P-50 CH
	00 006 000 000	<except ysdfnshcm=""></except>	C211	87-010-176-08	
	87-026-223-080 89-110-155-080	TR,DTC143TK <except ysdfnshcm=""> TR,2SA1015(0.4W)<sdfnshm,ysdnshm></sdfnshm,ysdnshm></except>	C212	87-010-176-08	
	87-026-580-080	C TO DTM 192 TV ZEVČEDT VCDENCIJOM	C213 C213	87-010-401-04 87-010-382-04	
	89-327-125-080	C-TR,DTA123JK <except ysdfnshcm=""> CHIP TR,2SC2712GR</except>	C213	87-010-362-04	
		<except ysdfnshcm=""></except>	C214	87-010-382-04	O CAP,E 22-25 SME
	87-026-470-080	TR, HN1C03F (0.3W)	C215	87-010-318-08	0 C-CAP,S 47P-50 CH
	87-026-210-080	<pre><yvos1ndm,vos1ndsm> CHIP-TR,DTC144EK</yvos1ndm,vos1ndsm></pre>	C216	87-010-318-08	0 C-CAP,S 47P-50 CH
	67-020-210-060	<pre><pip-ir,dici44er <yvos1ndm,vos1ndsm=""></pip-ir,dici44er></pre>	C217	87-010-310-08	
		,	C218	87-010-197-08	O CAP, CHIP 0.01 DM
D.T.O.D.T.			C219	87-010-196-08	
DIODE			C220	87-010-370-04	·
	87-020-027-080	CHIP-DIODE 1SS184 < YVOS1NDM, VOS1NDSM>	C221 C222	87-010-197-08 87-010-186-08	•
	87-020-465-080	DIODE,1SS133 (110MA) <sdfnshm,ysdnshm></sdfnshm,ysdnshm>	C223 C228	87-016-081-08 87-018-209-08	
	87-A40-180-040	C-DIODE,SB07-015C <yvos1ndm,vos1ndsm></yvos1ndm,vos1ndsm>	C230	87-010-197-08	
	87-018-199-080	CAP, CER 3300P <sdfnshm,ysdnshm></sdfnshm,ysdnshm>	C231	87-018-209-08	
			C401	87-010-403-08	
בטט ט פיני	EXCEPT YVOS1NDM,V	1NDSM>	C402 C501	87-010-403-04 87-016-459-04	
JUD C.BCE			C502	87-010-197-08	•
	86-ZG1-605-010 86-ZG1-667-010	CABLE, FFC 16P F-CABLE, 8P 1.25 175MM BLACK	C503	87-010-263-04	O CAP,E 100-10
C1	87-010-196-080	CHIP CAPACITOR, 0.1-25	C504	87-010-203-04	
C2	87-010-260-080	CAP, ELECT 47-25V	C505	87-010-196-08	O CHIP CAPACITOR, 0.1-25
C4	87-010-197-080	CAP, CHIP 0.01 DM	C506	87-010-196-08	
			C507	87-010-196-08	O CHIP CAPACITOR, 0.1-25

REF. NO		NRI DESCRIPTION O.	REF	NO PART NO.	KANRI NO.	DESCRIPTION
C508 C509 C510 C601 C602	87-016-459-040 87-010-196-080 87-010-196-080 87-010-197-080 87-016-251-040	CAP,E 470-10 SMG CHIP CAPACITOR,0.1-25 CHIP CAPACITOR,0.1-25 CAP, CHIP 0.01 DM CAP,E 220-16 SMG	C12: C12: C12: C12: C12:	8 87-016-669-0 6 87-010-198-0 6 87-016-669-0	080 C-CAP,S 080 CAP, CH 080 C-CAP,S	0.047-16 0.1-25 K B IIP 0.022 0.1-25 K B 00-10
C603 C701 C702 C703 C705	87-010-196-080 87-010-322-080 87-010-318-080 87-010-318-080 87-010-178-080	CHIP CAPACITOR,0.1-25 C-CAP,S 100P-50 CH C-CAP,S 47P-50 CH C-CAP,S 47P-50 CH CHIP CAP 1000P	C130 C133 C133 C133 C134	87-010-263-0 87-010-178-0 87-010-263-0	040 CAP,E 1 080 CHIP CA 040 CAP,E 1	00-10 P 1000P
C901 C902 C991 C992 C993	87-010-260-040 87-010-196-080 87-010-196-080 87-010-196-080 87-010-196-080	C-CAP,S 47P-50 CH C-CAP,S 47P-50 CH CHIP CAP 1000P CAP,E 47-25 SME CHIP CAPACITOR,0.1-25 CHIP CAPACITOR,0.1-25 CHIP CAPACITOR,0.1-25 CHIP CAPACITOR,0.1-25 CHIP CAPACITOR,0.1-25 CHIP CAPACITOR,0.1-25	C139 C136 C137 C138 C139	5 87-010-196-0 7 87-010-196-0 8 87-010-182-0	080 CHIP CA 080 CHIP CA 080 C-CAP,S	PACITOR, 0.1-25 PACITOR, 0.1-25 PACITOR, 0.1-25 22200P-50 B IP 0.01 DM
C994 CN3 CN7 CON1 CON2	87-010-196-080 86-ZG1-609-010 86-ZG1-606-010 87-A60-424-010 87-009-034-010	CHIP CAPACITOR, 0.1-25 CONN ASSY, 6P CONN ASSY 2P CONN, 16P V TOC-B CONN, 6P PH V	C14 C14: C14: C14: C14:	87-010-196-0 87-010-196-0 87-010-197-0	080 CHIP CA 080 CHIP CA 080 CAP, CH	00-25 SME .PACITOR, 0.1-25 .PACITOR, 0.1-25 IP 0.01 DM .PACITOR, 0.1-25
CON3 CON5 CON6 JR9 JR28	87-A60-133-010 87-A60-154-010 87-A60-162-010 83-XM1-617-080 83-XM1-617-080	CONN,8P V FE CONN,6P H FE CONN,14P H FE C-COIL,BK2125HM601 C-COIL,BK2125HM601	C149 C149 C150 C150 C150	87-010-213-0 87-010-263-0 87-010-197-0	080 C-CAP,S 040 CAP,E 1 080 CAP, CH	PACITOR, 0.1-25 0.015-50 B 00-10 IIP 0.01 DM 20-16 SMG
JW8 JW42 JW47 JW48 JW72	87-018-115-080 87-003-223-010 87-003-223-010 87-026-689-080 87-003-223-010	CAP, CER 47P-50V FERRITE BEAD BLO2RN2 FERRITE BEAD BLO2RN2 PROTECTOR,1A 60V 491 FERRITE BEAD BLO2RN2	C154 C155 C156 C157 C158	87-010-184-0 87-016-669-0 87-010-992-0	080 CHIP CA 080 C-CAP,S 080 C-CAP,S	PACITOR, 0.1-25 PACITOR 3300P(K) 0.1-25 K B 0.047-25 B 220P-50 CH
L101 L201 LED901 M601 R101	87-003-102-080 87-003-102-080 87-A40-123-010 87-045-305-010 87-022-363-080	COIL, 10UH COIL, 10UH LED,SLZ-8128A-01-B MOTOR, RF-500TB DC-5V (2MA) C-RES,S 68K-1/10W F	C159 C160 C161 C300 C301	87-010-197-0 87-010-182-0 87-010-197-0	080 CAP, CH 080 C-CAP,S 080 CAP, CH	0.47-16 BK (IP 0.01 DM 22200P-50 B (IP 0.01 DM (20-16 SMG
R102 R103 R104 R105 R106	87-022-363-080 87-022-363-080 87-022-363-080 87-022-365-080 87-022-365-080	C-RES,S 68K-1/10W F C-RES,S 68K-1/10W F C-RES,S 68K-1/10W F C-RES,S 100K-1/10W F C-RES,S 100K-1/10W F	C302 C303 C304 C306	87-010-178-0 87-010-384-0 87-010-384-0	080 CHIP CA 040 CAP,E 1 040 CAP,E 1	P .P 1000P .00-25 SME .00-25 SME .20-16 SMG
R420 SW601 SW602 SW603 X201	87-029-060-080 87-036-109-010 87-036-109-010 87-036-109-010 87-A70-046-010	RES,FUSE 33-1/4 W PUSH SWITCH PUSH SWITCH PUSH SWITCH VIB,XTAL 16.934MHZ	C30° C308 C310 C311	87-010-263-0 87-010-196-0 87-010-263-0	040 CAP,E 1 080 CHIP CA 040 CAP,E 1	PACITOR, 0.1-25
VCD C.B<	YVOS1NDM,VOS1NDSM		C312 C403	87-010-403-0	040 CAP,E 3	P 1000P .3-50 SME
C101	86-ZG1-605-010 86-ZG1-667-010 87-010-182-080	CABLE,FFC 16P F-CABLE,8P 1.25 175MM BLACK C-CAP,S 2200P-50 B	C402 C411 C602	87-018-214-0	080 CAP TC	.3-50 SME U 0.1-50F IIP 0.01 DM
C102 C103	87-016-669-080 87-016-669-080	C-CAP,S 0.1-25 K B C-CAP,S 0.1-25 K B	C602 C603 C706	87-010-196-0 87-010-184-0	080 CHIP CA 080 CHIP CA	20-16 SMG PACITOR,0.1-25 PACITOR 3300P(K)
C104 C105 C106 C107	87-016-669-080 87-010-404-040 87-010-369-080 87-010-197-080	C-CAP,S 0.1-25 K B CAP,E 4.7-50 SME C-CAP,S 0.033-25 K B CAP, CHIP 0.01 DM	C70° C708 C709	87-010-184-0 87-010-184-0	080 CHIP CA	PACITOR 3300P(K) PACITOR 3300P(K) PACITOR 3300P(K)
C108 C109 C110	87-010-401-040 87-010-382-040 87-010-213-080	CAP,E 1-50 SME CAP,E 22-25 SME C-CAP,S 0.015-50 B	C801 C802 C803 C804	87-010-197-0 8 87-010-384-0	080 CAP, CH 040 CAP,E 1	IIP 0.01 DM IIP 0.01 DM 00-25 SME .PACITOR,0.1-25
C110 C111 C112 C113	87-010-263-040 87-010-197-080 87-010-369-080	CAP,E 100-10 CAP, CHIP 0.01 DM C-CAP,S 0.033-25 K B	C805	87-010-196-0 87-010-196-0	080 CHIP CA	PACITOR, 0.1-25 PACITOR, 0.1-25
C114 C115 C116	87-010-369-080 87-010-369-080 87-012-158-080	C-CAP,S 0.033-25 K B C-CAP,S 0.033-25 K B C-CAP,S 390P-50 CH	C809 C809	87-010-313-0)80 CAP, CH	
C117 C118	87-012-154-080 87-010-401-040	C-CAP,S 150P-50 CH CAP,E 1-50 SME	C810 C811 C812	87-010-178-0 87-010-178-0	080 CHIP CA 080 CHIP CA	P 1000P P 1000P P 1000P
C119 C120	87-010-311-080 87-010-596-080	CAP 12P CAP, S 0.047-16	C813 C814			

REF. NO	PART NO.	KANRI DESCI	RIPTION	REF. NO	PART NO.	KANRI DESCRIPTION NO.	
C815 C816 C851 C852 C853	87-010-318-08 87-010-318-08 87-010-197-08 87-010-197-08 87-010-196-08	0 C-CAP,S 47P-50 0 CAP, CHIP 0.00 0 CAP, CHIP 0.00	0 CH 1 DM 1 DM	J851 L101 L102 L151 L301	87-009-502-010 87-005-196-080 87-005-196-080 87-005-204-080 87-A50-095-010	COIL,10UH COIL,10UH COIL,47UH	
C854 C855 C856 C857 C858	87-010-196-08 87-010-197-08 87-012-140-08 87-012-140-08 87-010-322-08	0 CAP, CHIP 0.03 0 CAP 470P 0 CAP 470P	1 DM	L302 L851 L852 L853 L891	87-005-469-080 87-005-196-080 87-005-466-080 87-005-196-080 87-005-196-080	COIL,10UH COIL,2.7UH J FLR50 COIL,10UH	
C859 C860 C861 C862 C863	87-016-459-04 87-010-405-04 87-010-197-08 87-010-405-04 87-010-197-08	O CAP,E 10-50 O CAP, CHIP 0.00 O CAP,E 10-50	1 DM	L901 L941 M601 R130 R131	87-005-196-080 87-005-196-080 87-045-305-010 87-022-364-080 87-022-364-080	COIL,10UH MOTOR, RF-500TB DC-5V (2 C-RES,S 82K-1/10W F	2MA)
C864 C865 C866 C891 C892	87-010-197-08 87-010-197-08 87-010-197-08 87-010-405-04 87-010-197-08	0 CAP, CHIP 0.00 0 CAP, CHIP 0.00 0 CAP,E 10-50	1 DM 1 DM	R132 R133 R134 R135 SW601	87-022-364-080 87-022-364-080 87-022-364-080 87-022-364-080 87-036-109-010	C-RES,S 82K-1/10W F C-RES,S 82K-1/10W F C-RES,S 82K-1/10W F	
C893 C901 C903 C904 C905	87-010-322-08 87-010-197-08 87-010-197-08 87-010-196-08 87-010-196-08	O CAP, CHIP 0.03 O CAP, CHIP 0.03 O CHIP CAPACITOR	1 DM 1 DM R,0.1-25	SW602 SW603 X801 X901 X902	87-036-109-010 87-036-109-010 87-030-270-080 87-030-264-080 87-A70-145-080	PUSH SWITCH VIB,XTAL 16.9344MHZ CERA LOCK(MU)12.0MHZ	ОН3
C906 C931 C932 C933 C943	87-010-405-04 87-010-805-08 87-010-197-08 87-010-322-08 87-010-405-04	0 CAP, S 1-16 0 CAP, CHIP 0.03 0 C-CAP,S 100P-		X903 X904 T-T C.B	87-A70-152-080 87-A70-084-080)40
C944 C945 C946 C947 C948	87-010-805-08 87-010-154-08 87-010-154-08 87-010-316-08 87-010-316-08	0 CAP CHIP 10P 0 CAP CHIP 10P 0 C-CAP,S 33P-50		C411 CON8 LED411 M401 PS401	87-018-214-080 87-A60-156-010 87-070-288-010 87-A90-036-010 87-A90-156-010	CONN,8P H FE LED,GL380 MOT ASSY,RF-300CA-11	
C949 C952 C953 C954 C955	87-010-805-08 87-010-805-08 87-010-196-08 87-010-196-08 87-010-196-08	O CAP, S 1-16 O CHIP CAPACITOR O CHIP CAPACITOR	R,0.1-25	Q411 S401 LED C.B	87-A30-031-010 87-036-109-010		
C956 C957 C958 C959 C960	87-010-805-08 87-010-805-08 87-010-805-08 87-010-805-08 87-010-805-08	0 CAP, S 1-16 0 CAP, S 1-16 0 CAP, S 1-16		LED701 LED702 LED703	87-017-733-080 87-017-733-080 87-017-733-080	LED,SEL1250SMTP5 RED LED,SEL1250SMTP5 RED	
C961	87-010-805-08	0 CAP, S 1-16		VIDEO SW	C.B <yvos1ndm,vc< td=""><td>OS DSM></td><td></td></yvos1ndm,vc<>	OS DSM>	
C962 C963 C991 C992	87-010-805-08 87-010-196-08 87-010-322-08 87-010-322-08	O CAP, S 1-16 O CHIP CAPACITOR O C-CAP,S 100P-	50 CH	S851 DRIVE C.B	87-A90-238-010	SW,SL 1-1-3 9L	
CN3 CN3 CN6 CN7	86-ZG1-609-01 87-A60-133-01 87-A60-160-01 86-ZG1-606-01 86-ZG1-606-01	O CONN,8PVFE O CONN,12PHFE O CONN ASSY 2P		CN3 M20 M21 SW1	87-009-349-010 87-045-358-010 87-045-356-010 87-A90-042-010	MOT,RF-310TA 43 MOT,RF-310TA 30	
CN101 CN102 CN301 CN302 CN851	87-A60-424-01 87-009-034-01 87-A60-154-01 86-ZG1-620-01 87-A60-109-01	O CONN,6P PH V CONN,6P H FE CONN ASSY,2P V	VIDEO-SW				

• Regarding connectors, they are not stocked as they are not the initial order items.

The connectors are available after they are supplied from connector manufacturers upon the order is received.

チップ抵抗 Chip resistor

容量	種類	許容誤差	記号	寸法/Dime	ensions ((mm)		抵抗コード : A
Wattage	Type	Tolerance	Symbol	外形/Form	L	W	t	Resistor Code : A
1/16W	1005	± 5%	CJ		1.0	0.5	0.35	104
1/16W	1608	± 5%	CJ	L J t	1.6	0.8	0.45	108
1/10W	2125	± 5%	CJ		2	1.25	0.45	118
1/8W	3216	± 5%	CJ	r	3.2	1.6	0.55	128

TRANSISTOR ILLUSTRATION




E C B E C B 2SA933 2SA1015

2SC2001


2SD655

2SD2172



2SA1162


ECB





2SA1357


HN1C03F


2SA1162 2SC2712 DTA123JK DTA124XK DTC123JK DTC124XK DTC143TK DTC144EK

























WAVE FORM

3

FOCUS








VOLT/DIV: 200mV











VOLT/DIV: 2V TIME/DIV: 10nS



VOLT/DIV: 2V TIME/DIV: 10mS






7 IC905 Pin ② (XTL00)

VOLT/DIV: 2V TIME/DIV: 10nS (11) IC851 Pin @ (OSDCLK)

VOLT/DIV: 2V TIME/DIV: 50nS







8 IC906 Pin 6

VOLT/DIV: 2V TIME/DIV: 20nS 12 IC801 Pin ③ (CKO)

VOLT/DIV: 2V TIME/DIV: 20nS







(9) IC901 Pin (3) (EXTAL)

VOLT/DIV: 2V TIME/DIV: 20nS (13) IC952 Pin (1) (B8)

VOLT/DIV: 2V TIME/DIV: 1mS









(**14**) IC952 Pin (9) (A8)

VOLT/DIV: 2V TIME/DIV: 1mS IC851 Pin 60 (PAL60) PAL DISC PAL


VOLT/DIV: 200mV TIME/DIV: 10µS






IC931 Pin (5) (VBLK)

VOLT/DIV: 2V TIME/DIV: $20\mu S$ IC851 Pin 60 (PAL60) NTSC DISC PAL AUTO VOLT/DIV: 200mV TIME/DIV: 10µS







(16) IC931 Pin (18) (VB)

VOLT/DIV: 2V IC851 Pin (7) (H SYNC) TIME/DIV: $20\mu S$ NTSC

VOLT/DIV: 2V TIME/DIV: $50\mu S$







IC851 Pin 60 (PAL60) NTSC DISC NTSC

VOLT/DIV: 200mV TIME/DIV: $10\mu S$

IC851 Pin (7) (H SYNC) VOLT/DIV: 2V PAL AUTO TIME/DIV: $50\mu S$







 $\begin{array}{c} IC851 \ Pin \ \textcircled{1}) \ (\overline{H \ SYNC}) \\ PAL \end{array}$

VOLT/DIV: 2V TIME/DIV: 50μS IC851 Pin ® (V SYNC) PAL


VOLT/DIV: 2V TIME/DIV: 10mS






19 IC851 Pin ® (V SYNC) NTSC

VOLT/DIV: 2V TIME/DIV: 10mS CN6 Pin (1) (O-DISH, SENS) VOLT/DIV: 2V TIME/DIV: 200mS





IC DESCRIPTION

IC, CXD2589Q

Pin No.	Pin Name	I/O	Description
1, 20, 45, 60	VSS		GND.
2	LMUT	О	Lch-"0" detect flag.
3	RMUT	О	Rch-"0" detect flag.
4	SQCK	I	Clock input for SQSO read out.
5	SQSO	О	SubQ 80 bit serial output.
6	SENS	О	SENS signal output to CPU.
7	DATA	I	Serial data input from CPU.
8	XLAT	I	Latch input from CPU, Latch serial data at fall down.
9	CLOK	I	Clock input to serial data transfer from CPU.
10	SEIN	I	SENS input from SSP.
11	CNIN	I	Numbers of track jump are counted and input.
12	DATO	О	Serial data output to SSP.
13	XLTO	О	Serial-data latch output to SSP. Latch at fall down.
14	CLKO	О	Clock output for serial data transfer to SSP.
15	SPOA	I	Microcomputer expansion interface. (Input A)
16	SPOB	I	Microcomputer expansion interface. (Input B)
17	XLON	О	Microcomputer expansion interface. (Output)
18	FOK	I	Focus OK input terminal. Used for SENS output and servo-auto sequencer.
19, 46, 61, 80	VDD	_	Power supply. (+5V)
21	MDP	О	Servo control for spindle motor.
22	PWMI	I	External control input for spindle motor.
23	TEST	I	TEST terminal. (Connected to GND)
24	TESI	I	TEST terminal. (Connected to GND)
25	VPCO	О	Charge pump output for extensive EFM PLL.
26	VCKI	I	VCO2 oscillator input for extensive EFM PLL.
27	V16M	О	VCO2 oscillator output for extensive EFM PLL.
28	VCTL	I	VCO2 control voltage input for extensive EFM PLL.
29	PCO	О	Charge pump output for master PLL.
30	FILO	О	Filter (slave = digital PLL) output for master PLL.
31	FILI	I	Filter input for master PLL.
32	AVSS		Analog GND.
33	CLTV	I	VCO control voltage input for master.
34	AVDD		Analog power. (+5V)
35	RF	I	EFM signal input.
36	BIAS	I	Constant current input to asymmetry circuit.
37	ASYI	I	Comparison voltage input to asymmetry circuit.
38	ASYO	О	EFM full-swing output. (L=VSS, H=VDD)
39	LRCK	О	D/A interface, LR clock output f=FS.
40	LRCKI	I	LR clock input.
41	PCMD	О	D/A interface, serial data output. (2's COMP, MSB first)
42	PCMDI	I	D/A interface, serial data input. (2's COMP, MSB first)

Pin No.	Pin Name	I/O	Description
43	BCK	О	D/A interface bit clock output.
44	BCKI	I	D/A interface bit clock input.
47	XUGF	О	XUGF output, MNT1 or RPCK output by switching command.
48	XPCK	О	XPLCK output, MNT0 output by switching command.
49	GFS	О	GFS output, MNT3 or XRAOF output by switching command.
50	C2PO	О	C2PO output, GTOP output by switching command.
51	XTSL	I	X'tal select input terminal, X'tal: 16.9344MHz = "L" 33.8688MHz = "H".
52	C4M	О	4.2336MHz output, Output 1/4 divided frequency of VCKI at CAV-W mode.
53	DOUT	О	Digital Out connector output signal.
54	ЕМРН	О	"H" when the playback disc has emphasis. "L" when it does not.
55	ЕМРНІ	I	De-emphasis ON/OFF, "H" when ON, "L" when OFF.
56	WFCK	О	WFCK output.
57	SCOR	О	H output when the subcode sync S0 or S1 is detected.
58	SESO	О	Serial output for SubP-W.
59	EXCK	I	SBSO read out clock input.
62	SYSM	I	Mute input terminal, Active the "H" setting.
63	AVSS	_	Analogue GND.
64	AVDD	_	Analogue power supply. (+5V)
65	AOUT1	О	Lch/analogue output terminal.
66	AINI	I	Lch/OP AMP input terminal.
67	LOUT1	О	Lch/LINE output terminal.
68	AVSS	_	Analogue GND.
69	XVDD	_	Power supply for master clock.
70	XTAI	I	Input terminal for crystal oscillator circuit.
70	AIAI	1	Input external master clock from this terminal.
71	XTAO	О	Output terminal for crystal oscillator circuit.
72	XVSS	_	GND terminal for master clock.
73	AVSS	_	Analogue GND.
74	LOUT2	О	Rch/LINE output terminal.
75	AIN2	I	Rch/OP AMP input terminal.
76	AOUT2	О	Rch/analogue output terminal.
77	AVDD	_	Analogue power supply. (+5V)
78	AVSS	_	Analogue GND.
79	XRST	I	Reset system at "L" setting.

Note)

- PCMD is the two's complement output with MSB first.
- GTOP monitors the protection status of the Frame Sync. (H: Sync protection window opened).
- XUGF is the Frame Sync negative pulse which is obtained from the EFM signal. This is the signal before the sync protection.
- XPLCK is the inverted signal of the EFM PLL clock. The PLL works so that the fall-down edge and the changed point of the EFM signal agree.
- GFS is the signal that goes "H" when the Frame Sync and the internally inserted timing agree.
- RFCK is the signal having 136 micro-seconds (during normal speed) that is generated to have the same accuracy as X'tal.
- C2PO is the signal indicating the error status of the data.
- XRAOF is the signal that is generated when the 16k RAM goes outside the jitter margin $\pm 4F$.

IC, CXA1992AR

Pin No.	Pin Name	I/O	Description
1	FEO	О	Output terminal for focus error amplifier. Internally connected to window comparator input for bias condition.
2	FEI	I	Input terminal for focus error.
3	FDFCT	I	Capacitor connection terminal for time constant used when there is defect.
4	FGD	I	This pin is connected to GND via capacitor when high frequency gain of the focus servo is attenuated.
5	FLB	I	This is a pin where the time constant is externally connected to raise the low frequency gain of the focus servo.
6	FE_O	О	Focus drive output.
7	FEM	I	Focus amplifier inverted input pin.
8	SRCH	I	This is a pin where the time constant is externally connected to generate the focus search waveform.
9	TGU	I	This is a pin where the selection time constant is externally connected to set the tracking servo the high frequency gain.
10	TG2	I	This is a pin where the selection time constant is externally connected to set the tracking high frequency gain.
11	FSET	I	Pin for setting peak of the phase compensator of the focus tracking.
12	TA_M	I	Tracking amplifier inverted input pin.
13	TA_O	О	Tracking drive output.
14	SL_P	I	Sled amplifier non-inverted input pin.
15	SL_M	I	Sled amplifier inverted input pin.
16	SL_O	0	Sled drive output.
17	ISET	I	The current which determines height of the focus search, track jump and sled kick is input with external resistance connected.
18	Vcc	I	Power supply.
19	LOCK	I	"L" setting starts sled disorder-prevention circuit. (Not pull-up resistance)
20	CLK	I	Clock input for serial data transfer from CPU. (No pull-up resistance)
21	XLT	I	Latch input from CPU. (No pull-up resistance)
22	DATA	I	Serial data input from CPU. (No pull-up resistance)
23	XRST	I	Reset system at "L" setting. (No pull-up resistance)
24	C_OUT	0	Signal output for track number counting.
25	SENS1	0	FZC, DFCT1, TZC, BALH, TGH, FOH, or ATSC is output depending on the command from CPU.
26	SENS2	О	DFCT2, MIRR, BALL, TGL or FOL is output depending on the command from CPU.
27	FOK	О	Output terminal for focus OK comparator.
28	CC2	I	Input pin where the DEFECT bottom hold output is capacitance coupled.
29	CC1	О	DEFECT bottom-hold output terminal. Internally connected to interruption comparator input.
30	СВ	I	Connection terminal for DEFECT bottom-hold capacitor.
31	СР	I	Connection terminal for MIRR hold-capacitor. Anti-reverse input terminal for MIRR comparator.

Pin No.	Pin Name	I/O	Description
32	RF_I	I	Input terminal by capacity combination of RF summing amplifier.
33	RF_O	0	Output terminal of RF summing amplifier. Checkpoint of Eye pattern.
34	RF_M	I	Anti-reverse input terminal for RF summing amplifier. The gain of RF amplifier is decided by the connection resistance between RF_M and RFO terminals.
35	RFTC	I	This is a pin where the selection time constant is externally connected to control the RF level.
36	LD	О	APC amplifier output terminal.
37	PD	I	APC amplifier input terminal.
38, 39	PD1, PD2	I	RFI-V amplifier inverted input pin. These pins are connected to the A+C and B+C pins of the optical pickup, receiving by currents input.
40	FEBIAS	I/O	Bias adjustment pin of the focus error amplifier.
41, 42	F, E	I	F and EIV amplifier inverted input pins. These pins are connected to the F and E of the optical pickup, receiving by current input.
43	EI	_	Gain adjustment pin of the I-V amplifier E. (When not in use of BAL automatic adjustment)
44	VEE	_	GND connection pin.
45	TEO	О	Output terminal for tacking-error amplifier. Output E-F signal.
46	LPFI	I	BAL adjustment comparator input pin. (Input through LPF from TEO)
47	TEI	I	Input terminal for tracking error.
48	ATSC	I	Window-comparator input terminal for detecting ATSC.
49	TZC	I	Input terminal for tracking-zero cross comparator.
50	TDFCT	I	Capacitor connection pin for the time constant used when there is defect.
51	VC	О	Output terminal for DC voltage reduced to half of VCC+VEE.
52	FZC	I	Input terminal for focus-zero cross comparator.

IC, CXD2540Q

Pin No.	Pin Name	I/O	Description
1	FOK	I	Focus OK input. Used for SENS output and the servo auto sequencer.
2	FSW	О	Spindle motor output filter switching output.
3	MON	О	Spindle motor on/off control output.
4	MDP	О	Cu in II
5	MDS	О	Spindle motor servo control.
6	LOCK	О	High, when sampled value of GFS at 460Hz is high. Low, when sampled value of GFS at 460Hz is low by 8 times successively.
7	NC	_	Not used.
8	VCOO	О	Analog EFM PLL oscillation circuit output.
9	VCOI	I	Analog EFM PLL oscillation circuit input. fLOCK=8.6436MHz.
10	TEST	I	TEST pin.
11	PDO	О	Analog EFM PLL charge pump output.
12	VSS		GND.
13	PWMI	I	Spindle motor external control input.
14	V16M	0	VCO2 oscillation output for the wide-band EFM PLL.
15	VCTL	I	VCO2 control voltage input for the wide-band EFM PLL.
16	VPCO	0	Wide-band EFM PLL charge pump output.
17	VCKI	I	VCO2 oscillation input for the wide-band EFM PLL.
18	FILO	0	Multiplier PLL (slave=digital PLL) filter output.
19	FILI	I	Multiplier PLL filter input.
20	PCO	0	Multiplier PLL charge pump output.
21	AVSS		Analog GND.
22	CLTV	I	Multiplier VCO1 control voltage input.
23	AVDD	_	Analog power supply (5V).
24	RF	I	EFM signal input.
25	BIAS	I	Constant current input of the asymmetry circuit.
26	ASYI	I	Asymmetry comparator voltage input.
27	ASYO	0	EFM full-swing output.
28	ASYE	I	Low: asymmetry circuit off; high: asymmetry circuit on.
29	NC		Not used.
30	PSSL	I	Audio data output mode switching input. Low: serial output; high: parallel output.
31	WDCK	0	D/A interface for 48-bit slot. Word clock f=2Fs.
32	LRCK	0	D/A interface for 48-bit slot. LR clock f=Fs.
33	VDD		Power supply (5V).
33	עטיי	+-	DA16 (MSB) output when PSSL=1.
34	DA16	О	48-bit slot serial data (two's complement, MSB first) when PSSL=0.
35	DA15	О	DA15 output when PSSL=1. 48-bit slot bit clock when PSSL=0.
36	DA14	О	DA14 output when PSSL=1. 64-bit slot serial data (two's complement, LSB first) when PSSL=0.
37	DA13	0	DA13 output when PSSL=1. 64-bit slot bit clock when PSSL=0.
38	DA13 DA12	0	
38	DA12		DA12 output when PSSL=1. 64-bit slot LR clock when PSSL=0.

Pin No.	Pin Name	I/O	Description
39	DA11	О	DA11 output when PSSL=1. GTOP output when PSSL=0.
40	DA10	О	DA10 output when PSSL=1. XUGF output when PSSL=0.
41	DA09	О	DA09 output when PSSL=1. XPLCK output when PSSL=0.
42	DA08	О	DA08 output when PSSL=1. GFS output when PSSL=0.
43	DA07	О	DA07 output when PSSL=1. RFCK output when PSSL=0.
44	DA06	О	DA06 output when PSSL=1. C2PO output when PSSL=0.
45	DA05	О	DA05 output when PSSL=1. XRAOF output when PSSL=0.
46	DA04	О	DA04 output when PSSL=1. MNT3 output when PSSL=0.
47	DA03	О	DA03 output when PSSL=1. MNT2 output when PSSL=0.
48	DA02	О	DA02 output when PSSL=1. MNT1 output when PSSL=0.
49	DA01	О	DA01 output when PSSL=1. MNT0 output when PSSL=0.
50	4 DEED		Aperture compensation control output.
50	APTR	О	This pin outputs a high signal when the right channel is used.
7.1	A DYEI		Aperture compensation control output.
51	APTL	О	This pin outputs a high signal when the left channel is used.
52	VSS	_	GND.
53	XTAI	I	Crystal oscillation circuit input.
54	XTAO	О	Crystal oscillation circuit output.
55	XTSL	I	Crystal selector input.
56	FSTT	О	2/3 frequency divider output for Pins 53 and 54.
57	FSOF	О	1/4 frequency divider output for Pins 53 and 54.
58	C16M	О	16.9344MHz output. (V16M output in CLV-W and CAV-W modes)
59	MD2	I	Digital-out on/off control. High: on; low: off
60	DOUT	О	Digital-out output.
61	ЕМРН	0	Outputs a high signal when the playback disc has emphasis, and a low signal when there is no emphasis.
62	WFCK	I	WFCK (write frame clock) output.
63	SCOR	О	Outputs a high signal when either subcode sync S0 or S1 is detected.
64	SBSO	О	Sub P to W serial output.
65	EXCK	I	SBSO readout clock input.
66	SQSO	О	Sub Q 80-bit and PCM peak, level metter and internal status outputs.
67	SQCK	I	SQSO readout clock input.
68	MUTE	I	High: mute; low: release
69	SENS	_	SENS output to CPU.
70	XRST	I	System reset. Reset when low.
71	DATA	О	Serial data input from CPU.
72	XLAT	О	Latch input from CPU. Serial data is latched at the falling edge.
73	VDD	_	Power supply (5V).
74	CLOK	О	Serial data transfer clock input from CPU.
75	SEIN	I	SENS input from SSP.
76	CNIN	I	Track jump count signal input.

Pin No.	Pin Name	I/O	Description
77	DATO	О	Serial data output to SSP.
78	XLTO	О	Serial data latch output to SSP. Latched at the falling edge.
79	CLKO	О	Serial data transfer clock output to SSP.
80	MIRR	ī	Mirror signal input. Used when the number of tracks is 128 or more for the 2N-track
OU WIIKK	1	jump and M track move of the auto sequencer.	

Notes)

- The 64-bit slot is an LSB first, two's complement output, and the 48-bit slot is an MSB first, two's complement output.
- GTOP is used to monitor the frame sync protection status. (High: sync protection window open.)
- XUGF is the negative pulse for the frame sync obtained from the EFM signal. It is the signal before sync protection.
- XPLCK is the inverse of the EFM PLL clock. The PLL is designed so that the falling edge and the EFM signal transition point
 coincide.
- GFS goes high when the frame sync and the insertion protection timing match.
- RFCK is derived from the crystal accuracy, and has a cycle of 136µ.
- C2PO represents the data error status.
- XRAOF is generated when the 32K RAM exceeds the $\pm 28F$ jitter margin.

IC, SM5878M

Pin No.	Pin Name	I/O	Description
1	MUTE	I	MODE = H: Soft mute ON/OFF terminal. (Mute at H).
1	WIGTE	1	MODE = L: Attenuator level DOWN/UP terminal. (DOWN at H).
2	DEEM	I	De-emphasis ON/OFF terminal. (De-emphasis ON at H).
3	СКО	О	Oscillator clock output. (16.9344 MHz).
4	DVSS	_	Digital VSS terminal.
5	BCKI	I	Bit clock input terminal.
6	DI	I	Serial data input terminal.
7	DVDD	_	Digital VDD terminal.
8	LRCI	I	Sample rate clock (fs) input terminal. ($H = L ch/L = R ch$).
9	TSTN	I	Test input. ("H" or open during normal operation)
10	TO1	О	Test output 1. (Normally low level output).
11	AVDDL	_	Analog VDD terminal. (For L ch).
12	LO	О	Left channel analog output terminal.
13	AVSS	_	Analog VSS terminal.
14	RO	О	Right channel analog output terminal.
15	AVDDR	_	Analog VDD terminal. (For R ch).
16	MUTEO	О	Infinity zero detection output.
17	XVDD	_	X'tal system VDD terminal.
18	XTI	I	X'tal oscillator terminal. (Or external clock input terminal of 16.9344 MHz).
19	XTO	О	X'tal oscillator terminal.
20	XVSS	_	X'tal system VSS terminal.
21	DS	I	Double-speed/normal playback selection. (Double-speed at H).
22	RSTN	I	Reset terminal. (Reset at L).
23	MODE	I	Soft mute/Attenuator mode selection. (Soft mute at H).
24	ATCK	I	Attenuator level setup clock (Ignored when MODE = H).

IC, CXD1856R

Pin No.	Pin Name	I/O	Description
1	VSS		GND.
2, 3	XTL0O, XTL0I	O/I	Video decoder master clock. Input the clock signal to the XTL0I or connect an external oscillator between XTL0I and XTL 0O. The recommend frequency is 27 MHz, 28.3636 MHz (NTSC 8fs) or 65.4686 MHz (PAL 8fs).
4	VDD	_	Power supply.
5, 6, 119, 120	НАО-НАЗ	I	This is the register address input terminal when the host interface is in the parallel mode. HA0 is the serial data input terminal in the serial mode. HA1 to HA3 must be fixed to the "L" level during the serial mode.
7-13, 16	HD0-HD7	I/O	This is the register data input/output terminal when the host interface is in the parallel mode. HA0 is the serial data output terminal in the serial mode. HD1 to HD7 must be fixed the "L" level during the serial mode.
14	VDD	_	Power supply.
15	VSS	_	GND.
17-21, 23, 24, 32, 33	MA0-MA8	0	DRAM address signal output terminal. The DRAM address signal output terminal must be connected to the DRAM address terminal in the way that the terminal numbers match each other.
22	VSS	_	GND.
25	CKEY	О	Chroma key signal terminal. This terminal goes to "L" while outputting the color that is specified as the key color. Set this terminal to OPEN when it is not used.
26	DTVLD	0	Video data identification signal terminal. This terminal goes to "H" outputting the picture of the frame memory. This terminal goes to "L" while outputting the border color or during blanking. Set this terminal to OPEN when it is not used.
27-29	PIN27-PIN29	_	Not used.
30	PIN30	_	GND.
31	VSS	_	GND.
34	XRAS	0	Low address strobe signal output terminal. Connect this terminal to the DRAM \overline{RAS} signal terminal.
35	XMWE	0	DRAM write enable signal output terminal. Connect this terminal to the DRAM $\overline{\text{WE}}$ signal terminal.
36	XCAS2/MA9	0	Use this terminal when 8-Mbit DRAM is connected. Connect this terminal to the DRAM $\overline{\text{CAS}}$ signal terminal of the upper words (256K to 512K-1) side when the DRAM system consists of the two DRAMs × 256 × 16 bits (upper bite and lower bite are common). Connect this terminal to the MA9 terminal (common to the two DRAMs) when DRAM system consists of the two DRAMs × 512 Kw × 8 bits.
37	XCAS0	O	This is the DRAM column address strobe signal output. Connect this terminal to the DRAM $\overline{\text{CAS}}$ signal terminal of the lower words (0 to 256 K-1) side when DRAM system consists of the two DRAMs \times 256 Kw \times 16 bits (upper bite and lower bite are common). Connect this terminal commonly to the DRAM $\overline{\text{CAS}}$ signal terminal in all connections other than the above described connection.
38-43, 46-	MD0-MD15	I/O	DRAM data signal input/output terminal. These terminals must be connected to the
55			DRAM data terminals in the way that the terminal numbers match each other.
44	VDD	_	Power supply.

Pin No.	Pin Name	I/O	Description
45	VSS	_	GND.
56	OSDEN	I	OSD enable signal terminal. Polarity to enable the OSD can be changed by setting the register.
57-59	OSDB, OSDG, OSDR	I	OSD data input terminal. The color that is registered in the color table and specified by the three inputs (3 bits), is output when the signal that is input to the OSDEN terminal is in the enable state.
60	VDD	_	Power supply.
61	VSS	_	GND.
62	XVOE	I	Video output enable signal terminal. When this terminal is set to "L", the picture data output and the DCLK output are enabled. When this terminal is set to "H", they are disabled (high impedance). In order to make the output enable, the setting of the output control register must also be set to the enable state.
63-70	R/Cr0-R/Cr7	О	
71-73, 76-80	G/Y0-G/Y2, G/Y3-G/ Y7	О	Picture data output terminal. Output data formats (RGB, YCbCr) and correspondence between terminals and output data can be changed by the register setting.
81-88	B/Cb0-B/Cb7	0	
74	VDD	_	Power supply.
75	VSS	_	GND.
89	DCLK	I/O	Dot clock (DCLK) signal terminal. The DCLK frequency is normally 13.5 MHz. The DCLK signal can be input from this terminal or can be output from this terminal after dividing-frequency of the clock input.
90	VDD	_	Power supply.
91	VSS	_	GND.
92	HSYNC	I/O	Horizontal sync signal terminal. When the internal sync generator is used, the horizontal sync signal that is obtained by frequency-dividing the dot clock (DCLK) is output. When the internal sync generator is not used, the external horizontal sync is input to this terminal.
93	VSYNC	I/O	Vertical sync signal terminal. When the internal sync generator is used, the vertical sync signal that is obtained by frequency-dividing the dot clock (DCLK) is output. When the internal sync generator is not used, the external vertical sync is input to this terminal.
94	FID/FHREF	I/O	This terminal is used for the two signals of the field identification signal (FID) and the horizontal sync phase reference signal (FHREF). Use of this terminal is determined by the register setting. When set to FID, this terminal is used as output terminal when the internal sync generator is used, and is used as input terminal when the internal sync generator is not used. "H" correspond to the odd fields. When this terminal is set to FHREF, the horizontal sync phase reference signal that is obtained by frequency-dividing XTL0, is output. When XTL0 is 8 fsc, the signal that corresponds to H. SYNC cycle is generated that can be used for phase comparison with the H. SYNC signal.

Pin No.	Pin Name	I/O	Description
95	CBLNK/FSC	I/O	This terminal is used for the two signals of the composite blanking signal (CBLNK) and the fsc signal. Use of this terminal is determined by the register setting. When set to CBLNK, this terminal is used as output terminal when the internal sync generator is used, and is used as input terminal when the internal sync generator is not used. When set to fsc, the signal that is obtained by dividing-frequency of XTL0 is output. The dividing ratio of either 1/8 or 1/16 can be selected.
96	CSYNC	0	Composite sync signal terminal. The composite sync signal is generated by frequency-dividing the DCLK signal. This terminal cannot accept any inputs.
97	XSGRST	I	Sync signal generator reset signal input. The internal generator is initialized by setting this terminal to "L".
98	CLK0O	0	The clock signal that is obtained by frequency-dividing XTL0 is output from this terminal. Dividing ratio of either 1, 1/2, 1/4 or 1/8 can be selected.
99	DOUT	О	Audio digital output terminal.
100	DATO	О	Audio serial data output terminal to DAC.
101	LRCO	О	L/R clock output terminal to DAC.
102	ВСКО	О	Bit clock output terminal to DAC.
103	FSXI	I	Clock input for audio interface. Input the 256fs (11.2896 MHz), 384fs (16.9344 MHz), 512fs (22.5792 MHz) or (33.8688 MHz) etc., to this terminal.
104	VDD	_	Power supply.
105	VSS	_	GND.
106, 107	XTL2O, XTL2I	O/I	Master clock terminal of the CD-ROM decoder and audio decoder. Either input the clock signal to XTL2I or connect an external oscillator between XTL2I and XTL2O. Recommended frequency is 45 MHz. This clock serves for internal circuit only, and is not synchronized with the input and output signals.
108	VDD	_	Power supply.
109	С2РО	I	This is the terminal to input the C2 pointer from CD-DSP. It indicates that the DATI input has an error.
110	LRCI	I	This is the terminal to input the LR clock from CD-DSP. It indicates if it is L channel or R channel.
111	DATI	I	This is the terminal to input the serial data from CD-DSP.
112	ВСКІ	I	This is the terminal to input the bit clock from CD-DSP. This is the clock to strobe the DATI input.
113	DOIN	I	This is the terminal to input the digital data from CD-DSP.
114	XHCS	I	This is the terminal of the chip select input signal during register access.
115	XHDT	I/O	This is the terminal to output the wait signal during register access. This terminal outputs the unique wait signal that is generated or not generated by the register, during DRAM access when the host interface is in the parallel mode. The pull up resistor is required since this terminal operates in the open drain configuration. Use the pull up resistor in the serial mode operation too.
116	HRW	I	This terminal receives the R/\overline{W} input signal when the host interface is in the parallel mode. This terminal receives the serial clock input during the serial mode.

Pin No.	Pin Name	I/O	Description
117	XHIRQ	0	This is the interrupt request signal output terminal. The pull up resistor is required
			since this terminal operates in the open drain configuration.
110	118 XRST	I	This is the hardware reset signal input terminal. All operations are initialized when
118			this terminal is set to "L".

IC, RL5C293

Pin No.	Pin Name	I/O	Description
1	VCOIN	I/O	Charge pump output/VCO input terminal (Connect an external capacitor for loop filter, to this terminal).
2, 19, 39, 59	GND	_	Digital ground.
2	DALMODE	_	Video mode selection control terminal (LVTTL level). NTSC mode when
3	PALMODE	I	PALMODE = 0. $PAL mode when PALMODE = 1.$
4	MASTERB	I	Video sync mode selection control terminal (LVTTL level). Internal sync mode when MASTERB = 0. External sync mode when MASTERB = 1. However, when CDGMODE = 1, mode is fixed to the external sync mode regardless of MASTERB status so that the MASTERB terminal functions the switch selecting either 262 (NTSC) or 312 (PAL) scanning line when MASTER B = 1, or 263 (NTSC or 313 (PAL) scanning line when MASTER B = 0, in the non-interlaced scanning. (See page 10) (This terminal has the pull-up function).
5	RESETB	I	Reset input terminal (LVTTL level). Enter the reset state when this terminal is set to "L".
6-13	B7-B0	I	The data B input terminal (LVTTL level). Data input range is from 16 to 235, or from 0 to 255 (as controlled by the DICNT terminal) When FORM = 0, connect this terminal to ground.
14	TESTI0	I	Test input terminal Enters the test mode when TESTI0 = 1. Connect this terminal to ground or set it open.
15	PXCLK	I	Pixel clock input terminal (LVTTL level). When inputting the pixel clock, select the input pixel clock frequency that is appropriate for the respective modes. (See page 7.) Frequency accuracy of the subcarrier signal of the video signal depends on that of this clock signal. Therefore, determine the frequency accuracy of the pixel clock according to the required accuracy of the subcarrier signal.
16, 30, 63	VCC	_	Digital block power supply (+3.3 V or +5 V).
17	HSYNCB	I/O	Horizontal sync signal input/output terminal (LVTTL level). This terminal functions as the input terminal during the external sync mode, and as the output terminal during the internal sync mode. During the external sync mode, the input sync signal is sampled by PXCLK and only the fall-down edge is detected. The standard cycle of HSYNCB is 858 clock (VCD_NTSC) or 864 clock (VCD_PAL). (For CDG mode, see page 9.) This terminal functions as the output terminal during the internal sync mode.
18	VSYNCB	I/O	Vertical sync signal input/output terminal (LVTTL level). This terminal functions as the input terminal during the external sync mode, and as the output terminal during the internal sync mode. During the external sync mode, the input sync signal is sampled by PXCLK and the fall-down edge is detected. When the fall-down edges of HSYNCB and VSYNCB agree, the timing is judged to be the start of the ODD field. When they do not agree, the timing is judged to be the start of the EVEN field. This terminal functions as the output terminal during the internal sync mode.
20	FORM	I	Input format selection terminal (LVTTL level). When FORM = 0, the input format is $CCIR-601YCbCr$ (4:2:2). When $FORM = 1$, the input format is RGB input. (This terminal has the pull-up function).

Pin No.	Pin Name	I/O	Description
			Internal trap filter control terminal (LVTTL level). Trap filter display is disabled when
21	TRAPFEN	I	TRAPFEN = 0. Trap filter is enabled when $TRAPFEN = 1$. (This terminal has the pull-
			up function).
			The G data or Y data input terminal (LVTTL level). The data input range is from 16 to
22-29	G7-G0	I	235 or from 0 to 255 in the case of the G data (as controlled by the DICNT terminal),
			and the data input range is from 16 to 235 in the case of the Y data.
			The R data or CbCr data input terminal (LVTTL level). The data input range is from
31-38	R7-R0	I	16 to 235 or from 0 to 255 in the case of the R data (as controlled by the DICNT
			terminal), and the data input range is from 16 to 240 in the case of the CbCr data.
			Clock output terminal Clock output of the doubled frequency of PXCLK when
40	CLKOUT	О	CLKMODE = 0. Clock output of 1/2 the frequency of PXCLK when $CLKMODE = 1$.
			Field indication signal output terminal Outputs "H" when the field is the ODD field.
41	FLDOUT	0	Outputs "L" when the field is the EVEN field. Polarity of the terminal becomes
	125001		invalid during the external sync mode.
			Clock output terminal for OSD_IC The clock signal having 1/2 the frequency of the
			input PXCLK frequency is output when CLKMODE = 0. The clock signal having 1/4
42	OSDCLK	О	the frequency of the input PXCLK frequency is output when CLKMODE = 1. (See
			page 6.)
			The video data input control terminal (LVTTL level). Set this terminal to DICNT = 0
40		I	normally. When DICNT = 1 is set, the data input range of RGB can be expanded to
43	DICNT		the range of 0 to 255 on the condition that $FORM = 0$. When $FORM = 1$, the Cb data
			can be input starting from the odd cycle. (See page 8.) (This terminal has the pull-up
			function).
44	SLEEP	I	The SLEEP mode control terminal (LVTTL level). Normal operation mode is selected
			when SLEEP = 0. The SLEEP mode is selected when SLEEP = 1.
45	AVCC	_	Analog block power supply (+5 V).
46, 47, 50	NC	_	Be sure to set this terminal to open.
48	VIDEO	О	Analog video output terminal (This terminal is driven in 37.5 Ω).
49	IREF		An external resistor is connected to this terminal, that sets the full scale output current
7)	IKEF		value.
51	COMP		An external de-coupling capacitor is connected to this terminal, that is used for phase
31	COMP		compensation.
52, 53	AGND	_	Analog ground.
54			CDG_PAL4FSC mode selection control terminal. (LVTTL level). Status of this
	PAL4FSC	I	PAL4FSC terminal is made valid only when PALMODE = 1 and CDGMODE = 1.
			The mode is the CDG_PAL908fH mode when PAL4FSC = 0. The mode is the
			CDG_PAL4FSC mode when PAL4FSC = 1.
		I	The input terminal to specify the OSD color. (LVTTL level). This input signal
			sampled by PKCLK and is encoded instead of the data supplied from the RGB input
55-57	OSD2-OSD0	I	terminal when VSW = 1. When the OSD function is not used, connect this terminal to


Pin No.	Pin Name	I/O	Description
58	VSW	I	The OSD background video control terminal. (LVTTL level). This input signal sampled by PXCLK and displays the data that is supplied from the RGB input terminal when $VSW=0$, and displays the data that is supplied from the OSCD 0-2 input terminal when $VSW=1$.
60	CDGMODE	I	The CDG mode selection control terminal. (LVTTL level). The VCD mode is selected when CDGMODE = 0. The CDG mode is selected when CDGMODE = 1. (See page 9.) (This terminal has the pull-up function).
61	PAL60	I	The PAL60 mode selection control terminal. (LVTTL level). Set this terminal to PAL60 = 0 normally. The PAL60 mode is selected when PALMODE = 1 and PAL60 = 1 at the same time. The setting of PALMODE = 0 and PAL60 = 1 is reserved. (See page 9.) (This terminal has the pull-up function).
62	CLKMODE	I	The pixel rate frequency input selection terminal. (LVTTL level). The pixel rate frequency is input to the PXCLK terminal when CLKMODE = 0. The double pixel rate frequency is input to the PXCLK terminal when CLKMODE = 0. (See page 7.) (This terminal has the pull-up function).
64	PLLGND	_	PLL ground.

IC, CXP84548-112Q

Pin No.	Pin Name	I/O	Description
1	CLV-W	I	Fixed to CLV-W: 1, CLV-N.
2	HSTSTP	О	Cause of STOP. 1: STOP by the stop request from the host.
3	VCD	О	DISC type. 1: When no in the VCD DISC
4	XRST	О	SSP/DSP reset output. Reset at "L".
5	XHRST	О	CXD1856 reset output. Reset at "L".
6	HA0	О	Title back: Connected to CXD1856 HA0.
7	HA1	О	Title back: Connected to CXD1856 HA1.
8	HA2	О	Title back: Connected to CXD1856 HA2.
9	HA3	О	Title back: Connected to CXD1856 HA3.
10	HXCE	О	Connected to title back ROM XCE.
11	HRW	О	Connected to bus select DIR, CXD1586 HRW.
12	BUS	О	Connected to bus select XG.
13	HCLK	I/O	Clock for address count.
14	HD0	I/O	Title back bus data 0.
15	HD1	I/O	Title back bus data 1.
16	HD2	I/O	Title back bus data 2.
17	HD3	I/O	Title back bus data 3.
18	HD4	I/O	Title back bus data 4.
19	HD5	I/O	Title back bus data 5.
20	HD6	I/O	Title back bus data 6.
21	HD7	I/O	Title back bus data 7.
22	PH0	О	Not used.
23	PICT	О	Title back bank select. (Connected to A16).
24	HRST	О	Address counter RST output.
25	VRST	О	RL5C293 reset output. Reset at "L".
26	PALMD	О	PAL mode output. NTSC: L, PAL: "H".
27	PAL60	О	PAL mode output. H: PAL60 (used together with PALMD: H)
28	XHDT	I	Connected to CXD1856 XHDH.
29	XHCS	О	Connected to CXD1856 XHCS.
30	XRST	I	Reset input.
31	EXTAL	I	External 12 MHz ceramic oscillator is connected to this terminal.
32	XTAL	О	External 12 MHz ceramic oscillator is connected to this terminal.
33	VSS	I/O	Connected to ground.
34	PE6	О	Not used.
35	PE7	О	Not used.
36	AVSS	_	GND.
37	AVREF		3.3 V power supply.
38	OSDDT	О	OSD serial, data output.
39	OSDXCS	О	OSD serial, CS output.
40	OSDCLK	О	OSD serial, clock output.
41	TRSRVO	I	Tracking servo ON/OFF. 1: ON, 0: OFF.

Pin No.	Pin Name	I/O	Description
42	HALT	I	HALT input. 1: HALT detected (A/D conversion value is 80 H or higher).
43	LSW	I	Pick up inside switch input. "L" when INSIDE is detected.
44	ЕМРН	I	Emphasis input. ON only (CD-DA) at "H".
45	VMODE	I	NTSC/PAL AUTO/PAL selection. (Analog input).
46	O-BUSY	О	Busy input to host microprocessor.
47	I-BUSY	I	Busy output from host microprocessor.
48	CLOCK	I	Host microprocessor, clock input.
49	COMMAND	I	Host microprocessor, data input.
50	STATUS	О	Host microprocessor, data output.
51	SQCK	О	Clock output for reading SQSO.
52	SQSO	I	Inputs such as SUBQ, PCM, DATA, level data, status and others.
53	PB7/SO1	О	Not used.
54	FOK	I	FOK input.
55	GFS	I	GFS input.
56	SENS2	I	SENS 2 input.
57	SENS	I	DSP SENS input.
58	MD2	О	DSP DIGITAL OUT MUTE output. ON at "H".
59	RBPLS	О	Tracking balance fraction data output. (A+B)/2.
60	VSYNC	I	V. SYNC input.
61	SCOR	I	Subcode sync input. "H" during S0,S1 input.
62	HIRQ	I	Connected to CXP1856 HIRQ.
63	CNIN	I	C input.
64	CLOK	О	Clock output to CD DSP.
65	P15	О	Not used.
66	DATA	О	Data output to CD DSP.
67	XLAT	О	XLAT output to CD DSP.
68	AMUTE	О	LINE OUT MUTE output. Mute at "H".
69	DMUTE	О	DSP mute output. Mute at "H".
70	VMUTE	О	RL5C293 sleep output. Normally "L" / Sleep at "H".
71	DEEM	О	Deemphasis output. Deemphasis ON at "H".
72	VDD		3.3 V power supply.
73	NC	_	Not used.
74	PG4	О	Not used.
75	PG5	О	Not used.
76	PG6	О	Not used.
77	PG7	О	Not used.
78	SH	I	Pick that is equipped with shutter. 1: With shutter.
79	AUTO	I	Auto adjustment YES/NO. 1: Auto adjustment YES.
80	DISP	I	Auto adjustment value indication. 1: Indicated.


IC BLOCK DIAGRAM IC, TA7291S




I NF	PUT	OUT	PUT	MOĐE
IN1	IN2	OUT1	OUT2	ויוטטב
0	0	∞	∞	STOP
1	0	Н	L	CW/CCW
0	1	L	Н	CCW/CW
1	1	L	L	BRAKE

∞ : HI IMPEDANCENOTE : INPUT "H" ACTIVE


IC, BA6897




IC, SN74LS245APW



IC, M5291FP




IC, BA5915



T.S.D: Thermal shut-down Resistors are in units of $\boldsymbol{\Omega}.$

IC, BU2874AFV



TEST MODE

< How to Enter the Test Mode >

While pressing the PROGRAM key, insert the AC power cord to AC wall outlet.

< When the Machine Has Entered the Test Mode >

The system is initialized and the main power is turned on. During the test mode, the main power of the CD block is turned on always. The test mode starts with the [Sled mode].

< Types of Test Mode >

[Sled mode]

All displays of the FL tubes light. The optical pickup can be moved by pressing [$\langle \langle \rangle$] or [$\rangle \rangle$] key.

Pressing the $[\square]$ key establishes the [Focus mode]. Pressing the $[\triangleright]$ key establishes the [Play mode].

Pressing the [$\langle \langle \rangle$] key moves the sled to outer circumference.

Pressing the $[\rangle]$ key moves the sled to inner circumference.

Pressing OPEN/CLOSE key opens or closes the tray.

[Focus mode]

Lighting of all displays of the FL tubes are turned off and returns to normal display. The focus search is performed in the focus mode regardless whether disc is inserted or not, or focus OK or NG. (Numbers of times of focus search is unlimited. Auto sequence is not used.)

Focus servo is not locked in even the focus is obtained.

Pressing the [▷] key establishes the [Play mode].

Pressing the [⟨⟨] key decreases the track number to -1.

Pressing the [⟩⟩ key increases the track number to +1.

Pressing OPEN/CLOSE key opens or closes the tray.

The machine enters the [Sled mode].

[Play mode]

Lighting of all displays of the FL tubes are turned off and returns to normal display. The focus search (numbers of search is unlimited) is performed. When focus comes to in-focus, the focus servo is locked in and the machines enters the normal play mode.

During [Play mode], GFS and sound skipping are not monitored.

When focus becomes out-of-focus, another attempt is made to search for focus.

The tracking servo and the sled servo can be turned on and off by pressing the $[\triangleright]$ key.

Pressing the $[\Box]$ key establishes the [Sled mode]. The $[\ \|\]$ display can be turned on and off by pressing the $[\cdot{>}]$ key .

While the [||] display is turned off:
CLV-A Tracking servo: on
Sled servo: on
While the [||] display is turned on:
CLV-A Tracking servo: off
Sled servo: off

Pressing the [$\langle \rangle$] key decreases the track number to -1. Pressing the [\rangle] key increases the track number to +1. Pressing OPEN/CLOSE key opens or closes the tray. The machine enters the [Sled mode].

< How to Exit the Test Mode >

Remove the AC power cord from power outlet, or turn off the system power.

The focus bias, tracking balance and the tracking gain adjustment values can be displayed, modified, set and released in the Play mode only of the following Test mode.

When the PRGM button is pressed during Play, the adjustment value of the focus bias is displayed. After that, you can enter the followings:

FOCUS - BIAS

[Display]: Pressing the RANDOM key during disc play, the focus bias setting value is displayed.

[Adjustment]: Every pressing of the M key decrements the adjustment value by 1 step.

Every pressing of the \bowtie key increments the adjustment value by 1 step.

[Set]: The adjustment value is set by pressing the PLAY key after adjustment. Playback a disc after setting. [Release]: The set value can be released by pressing the STOP key.

TRACKING - BALANCE

[Display]: Pressing the REPEAT key during disc play, the tracking balance setting value is displayed.

[Adjustment]: The same procedure as in the FOCUS - BIAS.


[Set]: The same procedure as in the FOCUS - BIAS. [Release]: The same procedure as in the FOCUS - BIAS.

TRACKING - GAIN

[Display]: Pressing the DISPLAY key during disc play, the tracking balance setting value is displayed.
[Adjustment]: The same procedure as in the FOCUS - BIAS.


[Set]: The same procedure as in the FOCUS - BIAS. [Release]: The same procedure as in the FOCUS - BIAS.

Display method




FOCUS - BIAS

TRACKING - BALANCE



TRACKING - GAIN



- How to Activate CD Test Mode
 Insert the AC plug while pressing the function CD button.
 FL display tubes will show the "start mode" display (repeating the indications "TEST" and "00 00 00" alternately), and the test mode will be activated.
- How to Cancel CD Test Mode Either one of the following operations will cancel the CD test mode.
 - Press the function button.
 Press the power switch button.
 (except CD function button)
 Disconnect the AC plug

3. Description of the CD Test Mode Functions

When test mode is activated, the following mode functions from No. 1 to No. 4 can be used by pressing the operation keys.


[Values of Focus Balance, Tracking Balance and Tracking Gain]
The displayed contents show the actual value after flashing three times.

Mode/No.	Operation	FL display	Operation	Contents
Start mode	Activation	Start mode	Test mode is activated.	Automatic adjustment value
No.1		display	CD block power is ON.	
Search mode	■ key		Laser diode turns always ON.	APC circuit check
		(((T T)))	Continual focus search	Laser current measurement
		"[] "	(The pickup lens repeats the full-	(Laser current control. Across a
			swing up-down motion.)	resistor connected between emitter
			* Avoid continual searches that last for	and GND.)
			more than 10 minutes.	FOCUS SERVO
				Check focus search waveform
				Check focus error waveform
				(FOK/FZC are not monitored in the
No.2			* NOTE 1	search mode)
Play mode	◄ ▶ key	Normal display	Normal playback	FOCUS SERVO/TRACKING SERVO
				CLV SERVO/SLED SERVO
No.3				Check DRF
Sled mode	₩ key	Start mode	Pickup moves to the outermost track	SLED SERVO
	₩	display	Pickup moves to the innermost track	Check SLED mechanism operation
			* NOTE 2	
			(During playback, machine operates	
No.4			normally.)	


- * NOTE 1: There are cases when the tracking servo cannot be locked owing to the protection circuit being operated when heat builds up in the driver IC if the focus search is operated continually for more than 10 minutes. In these cases the power supply should be switched off for 10 minutes until heat has been reduced and then re-started.
- * NOTE 2: When pressing the M or M keys, take care to avoid damage to the gears. Because the sled motor is activated when the M or M keys are pressed, even when the pick-up is at the outermost or innermost track.
- * NOTE 3: The machine cannot enter the traverse mode even though the PAUSE button is pressed during PLAY. It enters the normal PAUSE state.

4. Operation Outline

The operation of each mode is carried out in the direction of the arrows from the start mode as indicated in the following illustration.



If the DISC DIRECT PLAY button is pressed, the machine performs the same operation as the PLAY button is pressed as shown. If the tray is opened by pressing OPEN/CLOSE button during Play mode or Traverse mode, the machine returns to the Start mode.



MECHANICAL PARTS LIST 1/1


DESCRIPTIONで判断できない物は "REFERENCE NAME LIST" を参照してください。 If can't understand for Description please kindly refer to "REFERENCE NAME LIST".

REF. NO	PART NO. K	ANRI DESCRIPTION	REF. NO	PART NO.	KANRI DESCRIPTION	
INLI . INO		NO.	ILI . NO	TAINT NO.	NO.	
1	86-ZG1-001-310	TRAY,5CD	30	83-ZG3-602-010	RING, MAG <yvos1ndm, vos1ndsm=""></yvos1ndm,>	
	84-ZG1-267-010	PULLEY, LOAD MO 8		84-ZG1-300-010		
	87-A90-036-010	MOT ASSY,RF-300CA-11			<except vos1ndsm="" yvos1ndm,=""></except>	,
4	86-ZG1-228-110	GEAR, TT-B	31	86-ZG1-215-010) HLDR, CHUCK	
5	86-ZG1-227-110	GEAR, TT-A	32	86-ZG1-238-010	HLDR, MAGNET 6ZG N	
			33	86-ZG1-225-010	BELT,SQ1.2-32.9	
6	86-ZG1-223-110	GEAR, WORM-WHEEL TT				
7	86-ZG1-224-110	LEVER, TT(*)		86-ZG1-221-010		
	86-ZG1-226-010	SPR-E, LEVER TT		86-ZG1-231-010	·	
	86-ZG1-002-210	TURN TABLE,5CD		84-ZG1-256-010		
10	86-ZG1-211-210	JOINT, CAM		86-ZG1-232-010		
			38	86-ZG1-229-010) HLDR, SENSOR	
	86-ZG1-216-010	SPR-E,JT	2.0	06 = 61 000 016	N TO DE REAL ARMAND	
	86-ZG1-203-210	GEAR, MAIN CAM		86-ZG1-230-010	•	
	86-ZG1-213-110	LEVER, LOAD		86-ZG1-201-210	·	
	86-ZG1-214-110	LEVER, PROTECT		86-ZG1-005-110		
15	86-ZG1-004-010	REFLECTOR,CD		86-ZG1-003-110 80-CD3-214-010		
16	86-ZG1-205-110	GEAR, TRAY	43	80-CD3-214-010	J CUSH CD A	
	84-ZG1-205-110	PULLEY, RELAY	11	86-ZG1-202-210) HLDR,MECHA	
	84-ZG1-207-010	BELT, SO1.8-117.7		86-ZG1-212-410	•	
	86-ZG1-217-010	LEVER,SW		86-ZG1-239-110		
	86-ZG1-206-110	GEAR, RELAY B		87-078-148-010		
20	00 201 200 110	Obint/Ithbill B		87-251-072-410		
21	86-ZG1-220-110	SPR-P,LOCK	D	0, 251 0,2 110	0.2.0 3	
	86-ZG1-204-110	GEAR, RELAY A	C	81-ZG1-254-010	S-SCREW, MECH HLDR	
	86-ZG1-218-110	PLATE, GEAR		87-067-579-010		
24	86-ZG1-208-010	LEVER, TRAY	E	87-067-703-010		
25	86-ZG1-209-110	SLIDER, CAM L(*)				
26	86-ZG1-210-110	SLIDER,CAM R(*)				
	84-ZG1-244-310	CABI,OPTICAL				
	84-ZG2-228-010	PULLEY, MOT				
	83-ZG3-211-010	PLATE, DISC <yvos1ndm, vos1ndsm=""></yvos1ndm,>				
29	86-ZG1-242-010	PLATE, DISC BLK				
		<pre><except yvos1ndm,vos1ndsm=""></except></pre>				

COLOR NAME TABLE

Basic color symbol	Color	Basic color symbol	Color	Basic color symbol	Color
В	Black	С	Cream	D	Orange
G	Green	Н	Gray	L	Blue
LT	Transparent Blue	N	Gold	Р	Pink
R	Red	S	Silver	ST	Titan Silver
Т	Brown	V	Violet	W	White
WT	Transparent White	Y	Yellow	YT	Transparent Yellow
LM	Metallic Blue	LL	Light Blue	GT	Transparent Green
LD	Dark Blue	DT	Transparent Orange		

CD MECHANISM EXPLODED VIEW 1/1 (3ZG-2 E2)



CD MECHANISM PARTS LIST 1/1 (3ZG-2 E2)

DESCRIPTIONで判断できない物は "REFERENCE NAME LIST" を参照してください。 If can't understand for Description please kindly refer to "REFERENCE NAME LIST".

REF. NO	PART NO.	Kanri No.	DESCRIPTION
1	83-ZG2-243-11	0 CHAS	S ASSY,SHT
2	83-ZG2-235-01	0 GEAI	R,A3
3	83-ZG2-205-21	0 GEAI	R,B
4	83-ZG2-236-01	0 GEAI	R MOTOR 3
5	83-ZG2-240-01	0 SHAI	FT,SLIDE 3
6	87-A90-836-01	0 PIC	KUP,KSS-213F
8	83-ZG2-233-01	0 TURI	N TABLE,A5
11	83-ZG2-245-11	0 LEVI	ER,SHUTTER
12	83-ZG2-250-01	0 SPR-	-E,SHT 2
A	87-261-032-21	0 SCRI	EW V+2-3

REFERENCE NAME LIST ELECTRICAL SECTION

DESCRIPTION REFERENCE NAME ANT **ANTENNAS** C-C-CAP CHIP CAP, CHIP CAP, CHIP TANTALUM COIL, CHIP C-CAP TN C-COIL DIODE, CHIP DIODE, CHIP FET, CHIP FILTER, CHIP JACK, CHIP C-DI C-DIODE C-FET C-FOTR C-JACK LED, CHIP RES, CHIP SFR, CHIP SLIDE SWITCH, CHIP SWITCH, CHIP C-LED C-RES C-SFR C-SLIDE SW C-SW C-TR C-VR C-ZENER CAP, CER CAP, E TRANSISTOR, CHIP VOLUME, CHIP ZENER, CHIP CAP, CERA-SOL CAP, ELECT CAP, M/F CAP, TC CAP, TC-U CAP, TN CAP, FILM CAP, CERA-SOL CAP, CERA-SOL SS CAP, TANTALUM **CERA FIL** FILTER, CERAMIC CF DL E/CAP FILT FILTER, CERAMIC DELAY LINE CAP, ELECT FILTER FLTR FILTER RES, FUSE MOTOR PHOTO DIODE PHOTO SENSER PHOTO TRANSISTOR **FUSE RES** MOT P-DIODE P-SNSR P-TR POLY VARI PPCAP PT PTR, RES RC VARIABLE CAPACITOR CAP, PP POWER TRANSFORMER PTR, MELF REMOTE CONTROLLER RES NF RESO RES, NON-FLAMMABLE RESONATOR SHLD SHIELD SOLENOID SPEAKER SOL SPKR SW, LVR SW, RTRY SW, SL TC CAP SWITCH, LEVER SWITCH, ROTARY SWITCH, SLIDE CAP, CERA-SOL THERMISTOR THMS **TRANSISTOR** CAP, TRIMMER VARIABLE CAPACITOR RESONATOR, CERAMIC RESONATOR, CRYSTAL TRIMMER TUN-CAP VIB, CER VIB, XTAL VOLUME DIODE, ZENER VR ZENER

MECHANICAL SECTION

MECHANICAL	SECTION
DESCRIPTION	REFERENCE NAME
ADHESHIVE	SHEET ADHESHIVE
AZ	AZIMUTH
BAR-ANT	BAR-ANTENNA
BAT	BATTERY
BATT	BATTERY
BRG	BEARING
BTN	BUTTON
CAB	CABINET
CASS	CASSETTE
CHAS	CHASSIS
CLR	COLLAR
CONT	CONTROL
CRSR	CURSOR
CU	CUSHION
CUSH	CUSHION
DIR	DIRECTION
DUBB	DUBBING
FL	FRONT LOADING
FLY-WHL	FLYWHEEL
FR	FRONT
FUN	FUNCTION
G-CU	G-CUSHION
HDL	HANDOL
HIMERON	CLOTH
HINGE, BAT	HINGE, BATTERY
HLDR	HOLDER
HT-SINK	HEAT SINK
IB	INSTRUCTION BOOKLET
IDLE	IDLER
IND, L-R	INDICATOR, L-R
KEY, CONT	KEY, CONTROL
KEY, PRGM	KEY, PROGRAM
KNOB, SL	KNOB, SLIDE
LBL	LABEL
LID, BATT	LID, BATTERY
LID, CASS	LID, CASSETTE
LVR	LEVER
P-SP	P-SPRING
PANEL, CONT	PANEL, CONTROL
PANEL, FR	PANEL, FRONT
PRGM	PROGRAM
PULLY, LOAD MO	PULLY, LOAD MOTOR
RBN	RIBBON
S-	SPECIAL
SEG	SEGMENT
SH	SHEET
SHLD-SH	SHIELD-SHEET
SL	SLIDE
SP	SPRING
SP-SCREW	SPECIAL-SCREW
SPACER, BAT	SPACER, BATTERY
SPR	SPRING
SPR-P	P-SPRING
SPR-PC-PUSH	P-SPRING, C-PUSH
T-SP	T-SPRING
TERM	TERMINAL
TRIG	TRIGGER
TUN	TUNING
VOL	VOLUME
W	WASHER
WHL	WHEEL
WORM-WHL	WORM-WHEEL

アイワ株式会社 〒110-8710 東京都台東区池之端1-2-11 ☎03(3827)3111 (代表) **AIWA CO.,LTD.** 2-11, IKENOHATA 1-CHOME, TAITO-KU, TOKYO 110-8710, JAPAN TEL:03 (3827) 3111 931261 Printed in Singapore